



40G Executive Roundtable




- Moderated by Peter Heywood, Light Reading & Conard Holton, WDM Solutions
- Attended by 40G executives from across North America, Europe, and Asia.
- Panel of three Agilent 40G executives in each roundtable.





















Agilent Technologies

SFI-5 Technology Overview and Test Considerations

April 2, 2002


presented by:

Anthony Sanders, Infineon Michael Fleischer-Reumann, Agilent


Agenda

- SFI-5 Technical Overview
 - SFI-5 and line card architecture
 - Synchronous vs. a-synchronous bus
 - Realisation of deskew
 - Clocking concepts
 - Electrical specs
 - Jitter / Wander
- Measurement considerations
 - Necessary test equipment
 - Mux tests
 - DeMux tests
- Page 12














SFI stands for: SerDes-Framer-Interface


5 stands for the aggregate BW of ~40Gb/s

SFI-5 is a 16 bit-wide parallel data bus running at 2.488-3.125Gb/s data rate resulting in an aggregate BW of 40-50 Gb/s.

It has a co-directional clock signal which runs at a quarter rate.

Do not mix-up SFI with SPI=System-Packet-Interface


SFI-5 does neither specify the architecture of the SerDes circuits themselves nor does it give any specification for the "PHY" e.g. 12x3Gbps, Multi-lambda, 40G Serial.



A typical 40G Line Card solution consists of a Framer / FEC chip set directly on the line card, and a plug-in module solution.

The Framer /FEC Asics are ideally developed in a 0.13um CMOS technology with integrated SFI-5 and SPI-5 interfaces.


In the module the best technology partition consists of a CMOS solution for the SFI-5 interface, and a SiGe or InP solution for the 40G Serialisation. The interface between the CMOS and Bipolar being optimised for power.



Traditionally the SerDes Framer interface was Source Synchronous e.g SFI-4.1.

This means that the total Skew & Wander between data lines and the clock is limited to one period minus the setup and hold time of the receiver.


Given correct design of the interface only a single clock at the receiver is required to sample all of the data line simultaneously.




As the baud rate increases it becomes impossible to control the relationship between the data channel, and a Channel Based interface must be adopted i.e. SFI-5.

Here the Skew & Wander between data and clock can exceed a single bit period, and therefore no single clock can sample all data channels simultaneously.


A Clock for each channel must be recovered, which tracks the incoming data. This recovery can be achieved by performing a independent phase alignment of the divided clock for each data channel.




As each channel can independently wander by more than a single period, the word relationship of the parallel is lost through multiplexing and de-multiplexing.




De-skewing is achieved by the 17th bit (TXDSC or RXDSC), which contains data samples from each of the 16 data channels, each 8 bytes long, in a round robin fashion following after an 8 byte header.



The DSC channel is easily generated by multiplexing the 16 channels together with the framing information.



De-skew is performed by a control block which monitors the DSC channel and controls the delay of each channel.





The jitter present on the SFI-5 signals is a function of the clocking mode of the 40G SerDes.


Within 40G there exists two major clocking modes, as shown in the next two foils.

- Forward
- Reverse


The relative amount of jitter present on a signal is represented by "A", "B", "C", or "D", "A" being the best quality, and "D" being the worst.








RL = Return Loss



SFI-5 defines the electrical signalling for the data as a differential receive data eye, with a given eye opening. When DC coupled the common mode at the transmitter and receiver must in addition lie with defined limits.




In exactly the same way that jitter is defined by the ITU, the OIF defined different types of jitter that must be measured and tested for the SFI-5 interface.

<u>Common Wander</u> is measured using a Clock Recovery Unit and Phase Measurement System. As shown above the inherent clocking information in Ch#2 is extracted and compared to the reference clock for the device. The amount of common wander on the transmit channel defines the dimensioning of internal FIFO at the receiver.

<u>Relative Wander</u> is measured using two Clock Recovery Units. As shown above the extracted clocks from Ch#1 and Ch#2 are compared to one another. The amount of relative wander is important in the design of the de-skew algorithm which can only cancel a maximum amount.


<u>HF Jitter</u> is measured using a BERT triggered from a Clock Recovery Unit. As shown above the clock from Ch#1 is extracted and used a trigger for the BERT. HF Jitter defines the amount of non-trackable jitter and effective eye opening at the receiver.

The Corner Frequency of the Clock Recovery Units defines the boundary between HF Jitter and Wander and determines the required bandwidth of the clock & data recovery at the receiver.



Jitter tolerance can be considered as being the generation of a test signal with a calibrated amount of jitter, and the measurement of the relative or absolute Bit Error Rate performance of a Device.

The calibrated jitter, can be a combination of different types of jitter e.g. HF Bounded Deterministic, HF Random, Common Wander, Relative Wander or simply sinusoidal.



ITU defines Jitter Tolerance for OC-192 or OC-768 in terms of a 1dB relative sensitivity loss for a given sinusoidal time jitter.

Ethernet and SFI-5 defines Jitter Tolerance in terms of an absolute BER for a given Total Time Jitter, for example for testpoint "D"


- 0,55UI HF Jitter (Random + Deterministic)
- 10,65 .. 0,10 UI Common Wander @ 16kHz .. 20MHz
- 1,30 .. 0,10 UI Relative Wander @ 16kHz .. 20MHz

The TOP figure shows an electrical '1', with an applied sinusoidal jitter and it's relative loss of sensitivity at the sampling point of the receiver, due to offset. It can be seen as the amplitude of the sinusoidal jitter is increased, or the offset of the receiver is larger so the loss in SNR of the electrical '1' is increases.

The BOTTOM figure shows an electrical '1', with a time distributed jitter. This distributed jitter consists of a bounded deterministic part and a gaussian random part. It can be seen that when the data eye is jittered what the receiver sensitivity must be for a given maximum time deviation. This maximum deviation is defined as the peak to peak of the deterministic jitter plus the RMS of the random jitter multiplied by a factor determined by the required BER.

Agenda

- SFI-5 Technical Overview
 - SFI-5 and line card architecture
 - Synchronous vs a-synchronous bus
 - Realisation of deskew
 - Clocking concepts
 - Electrical specs
 - Jitter / Wander
- Measurement considerations
 - Necessary test equipment
 - Mux tests
 - DeMux tests
- Page 30




List of measurements

	Measurements	Test Equipment
Mux	transmit path 2.5G => 40G	
	static skew tolerance / deskew functionality	
	parallel jitter tolerance	
Demux	receive path	
	40G => 2.5G	Contraction of the second seco
	output waveform	
	output skew	
ē	17th bit data content	
	HF Jitter and wander, single	83493A 2.5 Gb/s Single-Mode
	channel	Clock Recovery Plug-In Module
	relative wander	86130 BitAlyzer
	Dea	e 31 Agilent Technologi

Test equipment requirements for SFI-5

- Test equipment must be parallel to stimulate an SFI-5 sink device and to determine e.g. skew of SFI-5 source device such as a de-mux
- Not only for "functional" tests but also for acceptance test of parallel and relative wander
- Parallel jitter/wander test sets do not exist today why serial tests sets have to be used (as described before)

Page 32




Mux Test


- PRWS and TxDSC generation
- Test set ups of ParBERT
- Nominal functionality, BER < 10⁻¹²
- Check input skew range
- Simulate closed eye mask
- Test input jitter and wander tolerance


Page 34

Stimulating the Mux with PRWS


- Desired test pattern on serial side: PRBS of a certain polynomial!
- How must the mux be stimulated to achieve this?
- PRBS sequences on each data line, properly phased: PRWS!








ParBERT GUI:	different data rates /po	ort
🔆 Parameter Editor		3
Resource: C1 M1 CIk (UF Full SI	eed data channels (2.5G)	•
Frequency Cioc.		
Period 0.4	ns DelayOffset 0 🚊 ns	
Frequency 2500	MHz Segment Resolution 64 💽 Bit	
Use Single Frequ	ncy Trigger Frequency Multiplier	
Show All (Ports, Connectors)	Frequency Actual Maximal Segm. Memory Multiplier Frequency Frequency Resolut. Depth	
1: Data	1 🔸 2.50 GHz 2.70 GHz 64 Bit 8 MBit 🛋	
1: Pulse	1/4 🔸 625.00 MHz 675.00 MHz 16 Bit 2 MBit	
1: TxDCK	1/4 + 625.00 MHz 675.00 MHz 16 Bit 2 MBit	
Qua	ter rate clock (625MHz)	
	Page 38 Agilent Techno	 ologies






Check input skew range

- Vary the delay of any desired channel of 17 bit wide data port on the fly (while continuously running)
 - one or more of the 16 data lines Txdata 0 .. 15
 - 17th deskew bit TxDSC
- Check influence of this variation on BER of serial bitstream with 43.2Gbs error detector


Page 41


Agilent Technologies


ParBERT GUI individual delay/channel





Time Since Start: 00:00:41 Reset Port Reset Port Port 1: Txdatar Actual Number of Bits Actual Number of Bits Actual Number of Bits Accum. Number of Bits <td< th=""><th>🔆 Bit Error Ra</th><th>ite - Po</th><th>rt 1</th><th>: Txdata</th><th></th><th></th><th></th><th></th><th>_</th></td<>	🔆 Bit Error Ra	ite - Po	rt 1	: Txdata					_
Tem Rit S of Bits	Time Sine	ce Si	tar	t:00:00:41				Reset Port	Reset A
Tam Ta Total 1	Port 1: Ta	kdata		Actual Number	Actual Number	Actual Bit	Accum. Number	Accum. Number	Accum. Bit
International Probability Image: Constraint Problem Probability <t< th=""><th>Term</th><th>Rst</th><th>S</th><th>of Bits</th><th>of Errors</th><th>Error Rate</th><th>of Bits</th><th>of Errors</th><th>Error Rate</th></t<>	Term	Rst	S	of Bits	of Errors	Error Rate	of Bits	of Errors	Error Rate
3 TXDATA[13] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 4 TXDATA[13] R V 2.49998e+009 0.378535e+007 5.514142e-003 1.010999e+011 5.249717e+008 5.152602e-00 5 TXDATA[11] R V 2.49998e+009 0.378535e+007 5.514142e-003 1.010999e+011 5.249717e+008 5.152602e-00 6 TXDATA[10] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 7 TXDATA[9] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 7 TXDATA[8] R V 2.49998e+009 0.00000e+000 0.00000e+001 0.00000e+000 0.000000e+000 0.00000e+000 <t< td=""><td>1: TXDATA[15]</td><td>R</td><td></td><td>2.499998e+009</td><td>0.000000e+000</td><td>0.000000e+000</td><td>1.010999e+011</td><td>0.000000e+000</td><td>0.000000e+0</td></t<>	1: TXDATA[15]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+0
A ExpoArA(2) R Z 2.5000000000000000000000000000000000000	2: TXDATA[14]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010499e+011	0.000000e+000	0.000000e+0
S. TXDATA[6] R Z 2.499998e+009 1.378535e+007 5.514142e-003 1.010999e+011 5.249717e+008 5.12602e-000 B. TXDATA[1] R V 2.499998e+009 0.00000e+000 0.000000e+000 0.000000e+000	3: TXDATA[13]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+00
E: TXDATA[10] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 7: TXDATA[3] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 8: TXDATA[3] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 9: TXDATA[6] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 10: TXDATA[5] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 11: TXDATA[5] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+000 12: TXDATA[4] R V 2.499998e+009 0.00000e+000 0.0000	4 TXDATA(12)	-	l.	2.4000000-1000	0.00000000000000	0.00000000000000	1.01045561011	0.000000000	0.000000e+00
8: TXDATA[0] R V 2.499998e+009 0.000000e+000 0.000000e+000 1.010999e+011 0.000000e+000 0.000000e+000 8: TXDATA[3] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 9: TXDATA[3] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 10: TXDATA[5] R V 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 11: TXDATA[5] R V 2.499998e+009 0.00000e+000 0.00000e+000 0.011499e+011 0.00000e+000 0.00000e+000 12: TXDATA[4] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 13: TXDATA[2] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 14: TXDATA[2] R V 2.49998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.000000e+000	5: TXDATA[11]	R]⊡	2.499998e+009	1.378535e+007	5.514142e-003	1.010999e+011	5.249717e+008	5.192602e-00
B. TX:DATA[8] R Z 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 S. TX:DATA[7] R Z 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+001 10: TX:DATA[7] R Z 2.499998e+009 0.00000e+000 0.00000e+001 1.010499e+011 0.00000e+000 0.00000e+001 10: TX:DATA[5] R Z 2.49998e+009 0.00000e+000 0.00000e+001 1.011499e+011 0.00000e+000 0.00000e+001 11: TX:DATA[4] R Z 2.49998e+009 0.00000e+000 0.00000e+001 1.011499e+011 0.00000e+000 0.00000e+001 13: TX:DATA[4] R Z 2.49998e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+001 13: TX:DATA[4] R Z 2.49998e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+001 14: TX:DATA[2] R Z 2.49998e+009 0.00000e+000 0.	6: TXDATA[10]	п		2.400000-000	0.000000000	0.00000000	4.010100-011	0.0000000000000000000000000000000000000	0.000000e+00
S. TXDATA[7] R F 2.499996e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 10. TXDATA[5] R F 2.499996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+001 11. TXDATA[5] R F 2.499996e+009 0.00000e+000 0.00000e+000 0.111499e+011 0.00000e+000 0.00000e+010 12. TXDATA[4] R F 2.499996e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+001 13. TXDATA[2] R F 2.499996e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+001 14. TXDATA[2] R F 2.499996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+001 15. TXDATA[1] R F 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 15. TXDATA[1] R F 2.499998e+009 0.00000e+000 0.00	7: TXDATA[9]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+00
In: TXDATA[6] R V 2.499998e+009 0.00000e+000 0.0	8: TXDATA[8]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010499e+011	0.000000e+000	0.000000e+00
II: TXDATA[5] R Z 2499996+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+000 12: TXDATA[5] R Z 2.549996e+009 0.00000e+000 0.00000e+000 1.01099e+011 0.00000e+000 0.00000e+000 13: TXDATA[3] R Z 2.499996e+009 0.00000e+000 0.00000e+000 1.011499e+011 0.00000e+000 0.00000e+000 14: TXDATA[2] R Z 2.549996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 14: TXDATA[1] R Z 2.499996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 15: TXDATA[1] R Z 2.499996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000	9: TXDATA[7]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+00
International F 2.549996e+009 0.00000e+000	10: TXDATA[6]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010499e+011	0.000000e+000	0.000000e+00
Is TXxbarAt(3) R Z 2.499996e+009 0.00000e+000 0.00100e+000 1.011499e+011 0.00000e+000 0.00000e+000 14.TXDATA[2] R 7 2.499996e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000 15.TXDATA[1] R 7 2.499998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000	11: TXDATA[5]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.011499e+011	0.000000e+000	0.000000e+00
I14. TX:DATA[2] R Z 2.549998e+009 0.00000e+000 0.00000e+000 1.010999e+011 0.00000e+000 0.00000e+000 15: TX:DATA[1] R Z 2.99998e+009 0.00000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+000	12: TXDATA[4]	R		2.549998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+00
15: TXDATA[1] R Z 2.499998e+009 0.000000e+000 0.00000e+000 1.010499e+011 0.00000e+000 0.00000e+00	13: TXDATA[3]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.011499e+011	0.000000e+000	0.000000e+00
	14: TXDATA[2]	R		2.549998e+009	0.000000e+000	0.000000e+000	1.010999e+011	0.000000e+000	0.000000e+00
16: TXDATA[0] R 🔽 2.499998e+009 0.000000e+000 0.000000e+000 1.011499e+011 0.000000e+000 0.000000e+00	15: TXDATA[1]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.010499e+011	0.000000e+000	0.000000e+00
	16: TXDATA[0]	R		2.499998e+009	0.000000e+000	0.000000e+000	1.011499e+011	0.000000e+000	0.000000e+00
		Summa	ſŸ	4.009997e+010	1.378535e+007	3.437745e-004	1.617449e+012	5.249717e+008	3.245677e-00
Summary 4.009997e+010 1.378535e+007 3.437745e-004 1.617449e+012 5.249717e+008 3.245677e-00		$\mathbf{\Sigma}$		Errore	band		f 10C	coria	leide
Summary 4.00999/e4010 1.3/3535e400/ 3.43/745e4004 1.61/449e4012 5.249/1/e4008 3.2456/7e400 Description State State <td></td> <td></td> <td></td> <td>ELLOIS</td> <td>anu</td> <td></td> <td>л 40G</td> <td>Sena</td> <td>I SIUE</td>				ELLOIS	anu		л 40G	Sena	I SIUE

































SFI-5 post-processing SW result displa
Image: SFIS Post Processing User Interface File View
> > ¥ = ?
TxDATA14 TxDATA12 TxDATA10 TxDATA8 TxDATA6 TxDATA4 TxDATA2 TxDATA0 TxDSC TxDATA15 TxDATA13 TxDATA11 TxDATA9 TxDATA7 TxDATA5 TxDATA3 TxDATA1
0.290 0.155 0.285 0.295 0.265 0.235 0.175 0.095 0.085 0.065 0.110 0.000 0.150 0.215 0.120 0.205 0.185 SKEW
[0.000] [0.000] <t< td=""></t<>
Server and System Properties Port Selection Measurement BER Setting Skew Setting Server Name Connect Data Caquire + Update C Errors C Absolute Available Systems TxDSC Port TxDSC Port C Relative
Port Number [2203 DSRA V Data V Update Exit
Ready. CONNECT 03/05/02 10:27:50
Page 56 Agilent Technologi



Summary SFI-5 bus was introduced • purpose related measurement issues New 3.35G ParBERT modules facilitate SFI-5 testing Solutions to some of the SFI-5 measurement tasks were described References: www.oiforum.com OIF www.agilent.com/find/parbert ParBERT www.agilent.com/find/40Gapps 40G App. Central **Agilent Technologies** Page 58

Test & Measurement Email Updates							
Keep up to date with Agilent's free Test and Measurement Email Updates.							
As a subscriber, you will receive customized email updates that match your subject and frequency interests.							
Your updates will include support, products and services, applications, promotions, events and other areas.							
Subscribe today: <u>www.agilent.com/find/emailupdates</u>							
Our Privacy Statement at <u>http://www.agilent.com/go/privacy</u> describes our commitment to you regarding your privacy.							
Please direct any questions about Agilent's privacy program to privacy_advocate@agilent.com.							
Page 59 Agilent Technologies							

